



EMC2 workshop @HIPEAC 2017 – Agenda



- 10:00 - 10:30 Werner Weber (Infineon Technologies AG.)
Overview and Introduction to the EMC2 project on the professional use of embedded microcontrollers
- 10:30 - 11:00 Philipp Ittershagen (OFFIS)
OSSS/MC – A Mixed-Criticality Programming Model
- 11:00 - 11:30 COFFEE BREAK
- 11:30 - 12:00 Knut Hufeld Infineon Technologies AG
Productive 4.0: A Digitalisation Approach for the European Industry
- 12:00 - 12:30 Stephane Louise (CEA)
Detection and safety handling of loss of fragile communication links in distributed streaming applications
- 12:30 - 13:00 Erwin Schoitsch (Austrian Institute of Technology)
Upcoming Standards for Open Adaptive CPS, IoT and Cloud-Based Systems
- 13:00 - 14:00 LUNCH BREAK



EMC2 workshop @HIPEAC 2017 – Agenda; cont'd



- 14:00 – 14:30 Werner Steinhoegl (European Commission)
Implementing the Digitising European Industry initiative
- 14:30 – 15:00 Norbert Druml (Infineon Techn. Austria)
Case Study on Interior Monitoring featuring Time-of-Flight
3D Imaging for Resource-Constrained Mixed-Critical Systems
- 15:00 – 15:30 Steve Kerrison (University of Bristol, UK)
Performance analysis of MCENoC, a Benes-based predictable
Network-on-Chip for EMC2 systems
- 15:30 – 16:00 COFFEE BREAK
- 16:00 - 16:30 Kyriakos Georgiou (University of Bristol, UK)
A novel approach for estimating energy consumption at the LLVM
IR level.
- 16:30 – 17:00 Ingo Sander (KTH)
Formal Design of Mixed-Criticality Systems



ARTEMIS 2013 AIPP5

EMC²

A Platform Project on Embedded Microcontrollers in Applications of Mobility, Industry and the Internet of Things

Werner Weber Infineon Technologies AG
Werner.Weber@infineon.com
+49 89 234 48470

... in cooperation with Alfred Hoess, Jan van Deventer, Frank Oppenheimer, Rolf Ernst, Adam Kostrzewa, Philippe Doré, Thierry Goubier, Haris Isakovic, Norbert Druml, Egon Wuchner, Daniel Schneider, Erwin Schoitsch, Eric Armengaud, Thomas Söderqvist, Massimo Traversone, Sascha Uhrig, Juan Carlos Pérez-Cortés, Sergio Saez, Juha Kuusela, Mark van Helvoort, Xing Cai, Bjørn Nordmoen, Geir Yngve Paulsen, Hans Petter Dahle, Michael Geissel, Jürgen Salecker, and Peter Tummeltshammer



Project Overview

Numbers



Embedded Multi-core Systems for Mixed-Criticality Applications in Dynamic and Changeable Real-Time Environments – EMC²

(Artemis Innovation Pilot Project (AIPP))

- **AIPP 5:** Computing Platforms for Embedded Systems
- **Budget:** 93.9 M€
- **Funding:** 15.7 M€ EU funding (Artemis)
26.7 M€ National funding
- **Resources:** 9636 person months (803 person years)
- **Consortium:** 101 Partners (plus 1 associate partner)
- **From:** 16 EU Countries

→ Largest ARTEMIS-JU project ever!
most relevant EU players on board





Project Overview

European Dimension



% of total costs per country



Country

- FR
- AT
- BE
- CZ
- DE
- DK
- ES
- GR
- IRL
- IT
- LAT
- NL
- NO
- PO
- SE
- UK




Software Productivity

Michael Keating, Synopsis Fellow



„We live in a world where function (hardware and software) is described in code. But code does not scale.

Individual coders cannot code more lines of code than they could decades ago.





Motivation for EMC²



- Very fast technological advances of μ -electronics in past decades
- Amazing capabilities at lowered cost levels
- Systems quickly put together since the next technology generation is already waiting around the corner
- Today primarily exploited in consumer-oriented products
- Errors may be tolerated and a new execution attempt started
- This (and similar) way(s) of handling errors acceptable for consumer products



Application innovation

- In professional areas the consumer approach is not feasible: **Automotive, Avionics, Space, Industry, Health care, Infrastructure**
- Need much higher level of operational reliability
- Higher HW/SW complexity
- Have to fulfill real-time safety requirements
- Dynamic reconfiguration during runtime
- Prime task of EMC² to bring two worlds together
 - Consumer world: use of advanced μ C systems
 - Professional world: reliability, complexity, real-time







Technological innovation



- Mixed Criticality
 - Handle applications with different priorities
- Dynamic Re-configuration
 - Full range of dynamic changes on application level
- Hardware Complexity
 - Variable number of control units at runtime






Application innovation



- EMC² - Embedded Multi-core Systems for Mixed-Criticality Applications in Dynamic and Changeable Real-Time Environments
- Applications: Automotive, Avionics, Space, Industry, Health care; Infrastructure
- Improve performance, lower cost
- Improve energy efficiency





Goal: Safe optimization of QoS in Mixed-Critical Applications




Use-case Avionic Control and Payload Platform for Multi-Rotor Systems

■ Safety critical System

- 3 parallel Flight Control Tasks (2 ms)
- 6 Sensor Channels (2-30ms)
- 3 Sensor Compute Tasks (2 ms)
- Small violations accumulate to crash

■ High Throughput Video application

- Mission critical object detection
- Minimal 6 frames/second
- Demand for high data throughput






Optimized QoS in Mixed-Critical Applications with Dynamic Criticalities




Static schedule (WCET based)




Dynamic Criticality Modes



Flight CS Video Proc: 300x200 px.



95% (typical case) Flight CS: 64 ms
Leaves: 103 ms or 460x320 px.



Criticality Policy	# Degraded	# Full Quality	Av. Throughput
Static	30	0	1055 Kib/sec
Dynamic	13 (± 3)	17 (± 3)	1923 Kib/sec (182%)



Multi-Core Hardware Architectures



- Various advanced mechanisms (~80) enabling
 - handling high congestion in networked systems
 - e.g. in cooperative intelligent transportation system (ITS) with wireless sensor networks
- mixing different criticality domains in networks for performance and high integration
 - automotive Ethernet networks
 - networks-on-chip

**dynamic
network
reconfiguration**




Dynamic runtime environments and services



- Isolation between safety critical parts and user domain
 - Improving security
 - Inter-core communication
 - Reduced Power Consumption

Advanced Virtualization and Isolation Mechanisms



Source: Lars Völker, BMW AG



HW Architectures & Concepts


Use case: Time-of-Flight 3D Imaging



- Objective: Exploration of novel Time-of-Flight (ToF) 3D imaging concepts targeting multi-cores and mixed-criticality
- Key achievements
 - ToF / RGB sensor fusion
 - First time high-performance sensor fusion solution for embedded systems achieved
 - Upscaled resolution, increased sharpness, less noise, less motion artifacts, high FPS
 - HW-accel. ToF processing
 - Novel Zynq-based system solution for mixed-critical app.



ToF 3D camera



Low-res. ToF image




High-res. RGB image



ToF/RGB fused 3D image



Digitalization of Software Engineering, Why?



BUG



PATCH




Digitalization of Software Engineering, Why?



**BUGFIXING with high CRITICALITY,
because the “Bugfix” destroyed the derailer**



**BUG FIXED
at least to some degree**



Digitalization of Software Engineering, Why?



The result of the bugfixing was:

One problem is fixed, another one is created.

This looks like software engineering...

[Herman Veldhuizen, during its way from Norway to Tibet]

Source:

<http://www.hermanveldhuizen.com/wp/?p=141>



Digitalization of Software Engineering



□ Context

- Software development with a high focus on time-to-market
- Time is therefore critical and the test-team is always overloaded

□ Problem

- How to verify 258 bug fixes provided with the last software version?
- There is not enough time to re-verify all of them.
- Which bug fixes could be ignored safely?


□ Solution

- Use the big-data approach and calculate a **criticality-factor** for every bug fix which reflects the complexity of every bug fix.
- The higher the **criticality-factor** the higher is the probability that a new bug might have been introduced.
- Bug fixes with relatively low **criticality-factors** could be ignored, i.e. they do not need to be re-tested by the test team.

- **Objective:** Enable new applications and business through enabling Safety-Security Assurance and Certification in EMC²-Systems

- **Key achievements**

- Integration of Safety and Security Engineering to handle the impact of security on safety
- Conditional runtime certification enabling safety checks of dynamic system compositions
- High impact on Standardization
Consideration of cybersecurity in upcoming editions of functional safety standards



Cf. "Umsetzungsempfehlungen Zukunftsprojekt Industrie 4.0"



Application Topics in EMC2



- Automotive
- Avionics
- Space
- Industrial manufacturing
- Logistics
- IT-infrastructure ('Internet of Things')
- Healthcare
- Railway
- Seismic surveying








Reduce Number of Control Units Save cost and increase performance



Many heterogeneous single-core systems, specialized for the individual criticality levels



Multi-core systems for mixed criticalities





Vision

Aggregate resources
In multi/many cores,
ECU networks



Offer system properties as services and not as independent systems

- **Objective:** SoA for embedded truck architecture
 - Vehicle as a service in larger application domain, or Multi service provider: each potential in-vehicle software element as a service
 - Functionalities in form of services orchestrated at design/runtime
 - Resource aware services for realtime systems








Multiple OS support and virtualization



- **Objective:** Multiple OS support and virtualization
 - merge multiple ECUs and reduce hardware costs
 - separate software components of different criticality, e.g. safety or security
 - better utilization of hardware resources
- **Key achievement**
 - Prototype of Embedded Linux and AUTOSAR running within the same MCU using the open source Xen Hypervisor (HW Dual Core ARM A7)





Multicore Processors for Avionics

Objective:

Since certification authorities have concerns on mixed-critical applications on MCPs, the goal is to implement a safety net for the MCP, mitigating unforeseen or undesirable MCP operation *using SW Hypervisor* that monitor the MCP. Based on this information the monitor will decide if the MCP operates in normal conditions. In case of abnormal behaviour of the MCP the monitor can warn the pilot that the system is no longer operational


Results:

No functional interference between partitions;

Bounded temporal interference (<4%) of one faulty partition on the other fault-free one.

Good separation thanks to HW watchdog + virtualization.

Hardware features to guarantee bounded quality of services are needed.






Avionics Use-Case: Technical Results



- **Objective:** Enable Multicores for use in safety critical avionics applications

- Key achievements

- **External & Internal Monitoring of MC Activities**
- Dynamic **runtime techniques** to control multicore behaviour and timing of critical tasks






Avionics




- Two **Monitoring & Pacemaker** approaches implemented:
 - **External monitoring and control** by a separate hardware for highly critical avionics systems. The external hardware monitors the main multicore system and provides extra functionality in case of a complete failure of the main multicore.
 - **Internal monitoring and control** by enhanced system software support. The internal approach saves the extra hardware (costs, weight and space) and allows more fine-grained control.


Both approaches show advantages and disadvantages which are evaluated



MPSoC Hardware for Space

- **Objective:** Heterogeneous time-triggered architecture implemented on a hybrid MPSoC platform
- **Key achievements:** Architecture hardware definition
 - Time-triggered Network-On-Chip
 - Trusted Interface Subsystem
 - Trusted Resource Manager





Payload Applications for Space






■ **Objective:** MPSoC image processor based on CCSDS 122 & 352 standards

■ **Key achievements:**

Implementation of CCSDS 352 standard for data encryption based on OpenMP paradigm

Partial Implementation of CCSDS 122 standard for image compression based on OpenMP paradigm
Discrete Wavelet Transform

Validation on a Multicore architecture (ARM Quad-Core)





Quality Control by 3D Inspection



■Objective:

Comparison between sequential and parallel models for a task of 3D object reconstruction.

Object reconstruction used to distinguish different objects and to find surface defects based on texture comparison.

■Key achievements:

Increased overall inspection performance by 300%: With OpenMP parallelization and an execution platform composed of 2 processors, 16 cores and multithreading capabilities a reduction of computation time from 24.563 milliseconds to 7.996 milliseconds is achieved by exploiting coarse parallelism and thus decreasing latency.





Service Oriented Architecture on Multicore Embedded Systems




■ Objective:

- Design and implement an accurate, fault tolerance and reliable timing system distribution for usecase 'Synchronized low-latency deterministic networks'

■ Key achievements

- Synchronization accuracy **<1ns** based on enhanced PTP protocol.
- Ethernet traffic with low latency and high determinism





Synchronized low-latency deterministic networks



Key achievements

□ Timing Scalability (Fig. A)

Signal propagation jitter is always under $250ps$ in all nodes

□ Dependability features (Fig. B)

Low-cost redundant implementation

Single point of failure avoidance

Able to recover from a failure with \sim zero-recovery time.



Fig A: Timing scalability jitter and QoS test using a daisy-chain setup with White Rabbit



Fig B: Heterogeneous Time distribution with White-Rabbit and IRIG-B in a daisy-chain setup and a redundant HSR ring




Seismic processing



Real-time processing on sea:


300 Mbit/sec per streamer




300 Mbit/sec per streamer



On ship:



On land:



200 computers with 4 000 cores




8-14 streamers behind ship

Streamer length 10km - 14 km

100 - 200 computers per streamer

200 000 sensors per streamer



Potential impacts of Use Case on Seismic Processing at sea and on land



- Generated C++ code runs 5 times faster than MATLAB code
- **Reduced engineering time:** New algorithms exploiting multi-cores can be implemented much faster.
- **Reduced execution time:** Reduced execution time translates into **reduced costs** for seismic processing.
- **Achievement 2016 Q1:** For the first prototype, the generated C++ code runs **2-4 as fast** as the MATLAB code.



[**simula** . research laboratory]





Video surveillance for critical infrastructure



Video applications are entering into more and more markets such as



- Surveillance
- Medical applications
- Automated driving
- Quality control in production
- Automatic access control
- just a few examples

Objective: Acceleration of an object (face) detection algorithm by using multi-core or FPGA architectures.

Results: Implemented object/license plate detector in Xilinx Zynq

Experiments with High Dynamic Range detection of license plates

Further experiments with Random Forests for object detection




Random forest vehicle detector



Medical imaging




- **Purpose:** Advanced diagnostic MR Imaging
- **Challenge:** Prevent patient call back for complex diagnostic procedures



Workflow before EMC² (state-of-the-art)

- **Challenge:**
Prevent patient call back for complex diagnostic procedures
- Go from separate tasks deployed on separate systems to a single system solution



Workflow after EMC² (innovation)




Railway applications



■ Fault tolerant platform, a common base for railway applications (mainline & urban)


■ Objectives:

- Extend programming models to better exploit multicore resources
- Extend hardware health monitoring for multicore
- Use TAS Platform in a virtual environment
Pike OS Hypervisor






Work Plan





Project monitoring: Milestones MS1, MS2, MS3 achieved





Public project website



- First version online at project start: www.emc2-project.eu
- Website is updated whenever news, events and other information for publication becomes available

EMBEDDED MULTI-CORE SYSTEMS FOR MIXED CRITICALITY APPLICATIONS IN DYNAMIC AND CHANGEABLE REAL-TIME ENVIRONMENTS

Search OK

NEWS EVENTS PROJECT OVERVIEW PARTNERS & AUTHORITIES PUBLICATIONS CONTACT IMPRINT

About EMC²

EMC² – ‘Embedded Multi-Core systems for Mixed Criticality applications in dynamic and changeable real-time environments’ is an ARTEMIS Joint Undertaking project in the Innovation Pilot Programme ‘Computing platforms for embedded systems’ (AIPP5).

Embedded systems are the key innovation driver to improve almost all mechatronic products with cheaper and even new functionalities. They support today’s information society as inter-system communication enabler. A major industrial challenge arises from the need to face cost efficient integration of different applications with different levels of safety and security on a single computing platform in an open context.

EMC² finds solutions for dynamic adaptability in open systems, provides handling of mixed criticality applications under real-time conditions, scalability and utmost flexibility, full scale deployment and management of integrated tool chains, through the entire lifecycle.

The objective of EMC² is to establish Multi-Core technology in all relevant Embedded Systems domains.

Upcoming Events

06/22/2015

EMC² Special Session at IEEE INDIN Conference 2015

EMC² IEEE Industrial Informatics Conference (INDIN) 2015 - special session on “Embedded Multi-Core Systems for Mixed Criticality Applications in...”

[Read more](#)