


Architectures, Methods, and Tools for Mixed Criticality Applications on Multicores

Frank Oppenheimer, OFFIS

Sascha Uhrig TU Dortmund, Germany





Overview



What is Mixed-Critical – A Problem Statement

Modelling Mixed-Critical Applications

Simulation and Analysis




Technology Platform Issues

Overall picture


Summary and Outlook


What is mixed-critical?

Safety



Performance





Modelling the application




■ Designer entry level with modelling primitives for:

- Tasks
- Scheduling
- Criticality
- Communication / Synchronisation

■ Executable Model to observe

- Functional behaviour
- Segregation (functional)
- Timing (requirements and execution times)

Basic Modelling elements



Tasks

- Behaviour

- Priority

- Deadline & Period

- Execution time

- Ports to Shared Objects


Shared Objects

- Access Policy

- Method interface

- Shared data structure


- Mutual exclusion



Unscheduled


↑ arrival	running	X access res. X (sync required)
..... preemption	blocked	X access on res. X (decoupled)

Adding Mixed Criticality




Functional segregation

- Scheduler per Task Set
- Task execution order (incl. Blocking)
- Access order




Shared resource contention effects



Shared resources like memory or busses require


- Functional segregation
- Extra-functional segregation



EMC2 WP2/WP4 intended results

■ Executable Models of the Application


- Tasks
- (Shared) Objects
- Schedulers



■ Platform Modelling

- Timing analysis tools
- Automated Back-Annotation of platform specific Behaviour
- Predictable Cache coherency
- Platform Models for SoCRocket, LEON ZYNQ, AURIX

Task Definition	Communication Object
Task $T_i \in \tau$,	Communication Object
$T_i = (\vec{T}_i, D_i, \vec{C}_i, \pi_i, L_i)$	$S = (\Sigma, \Sigma', L, M, I, \Phi)$
▶ a vector of periods \vec{T}_i (minimum arrival interval)	▶ $\Sigma_{0,1}$: inner states (containing abstract data types),
▶ D_i : deadline	▶ L : current criticality level (e.g. LO, HI)
▶ \vec{C}_i : vector of computation times (one for each criticality level)	▶ $M \subseteq \Sigma \times \Sigma$: a set of methods or services (e.g. <i>read()</i> , <i>write()</i>)
▶ π_i : ports for connecting to communication objects	▶ $I \subseteq \mathcal{P}(M)$: Interfaces for grouping methods
▶ L_i : criticality level (e.g. LO, HI)	▶ Φ : resource arbitration policy




Automated Back-Annotation of Platform specific Behaviour

ARM Target Code

```

ldr r0, [pc + 36]
ldr r0, [r0]
ldr r1, [r0 + 4]
ldr r2, [r0 + 8]
add r1, r1, r2
str r1, [r0]
ldr r1, [r0 + 16]
ldr r2, [r0 + 20]
add r1, r1, r2
str r1, [r0 + 12]
bx lr

```




Native code and model update

```


mov    $0x0,%eax # BB id 0
mov    0x4,%ecx
# [...]
add    0x14,%ecx
mov    %ecx,%xc
movl   $0x0,(%esp)
mov    %eax,-0x4(%ebp)
call   3a # call __bb_sync(V0)
add    $0x8,%esp
pop    %ebp
ret

```

Functional interference via platform




On-Demand Coherent Cache (ODC²)




Hardware	Software
<ul style="list-style-type: none">Additional Bit per Cache-LineExtra logic for address snoopingWrite strategy for shared data.	<ul style="list-style-type: none">Switch between private and shared modeShared data leads to un-cached write access

Application to Platform flow



Summary & Outlook

- Early **tool set for modelling** of application and technology platform
- **Simulation and analysis** on different levels
- **Technology support** (Cores, Caches, runtime support)
- **Platforms:** ZYNQ (ARM), LEON, NoC, AURIX, SoCRocket, ...



- WP2 internal Mixed-Critical Quadrocopter use-case – as early executable test vehicle



- Several industrial use-cases in EMC2 for further evaluation