



# Power-aware scheduling for mixed-critical applications

Laurent SAN (TCS) <u>laurent.san@thalesgroup.com</u> Agnes FRITSCH (TCS) <u>agnes.fritsch@thalesgroup.com</u> Henrik THEILING (SYSGO) <u>hth@sysgo.com</u>



Convention SYSTEMATIC May 26, 2015 Paris, Palais Brongniart



A COTS


#### **Introduction – TCS motivations**



#### Examples of TCS products requesting the management of mixed-criticality

- An Equipment pointing the antenna to the right direction should not lose the satellite position
- A radio handheld device with advanced applications that should always give the priority to the voice transmission
- All the applications running on the same multicore chip
  - Processing SW: non-critical SW
  - Control Antenna/voice : critical SW







### Introduction – TCS motivations




ith new and unknown


Context & Trends: multi/manycores, DVFS based methods


- Ever increasing functionalities & complexity
  - More performances required!

MC<sup>2</sup>

- New SoC architectures are emerging:Multicores, GP-GPU, Manycores ...
- Battery technology evolution is slow so
  - Power Management becomes a must!
  - Thermal dissipation for miniaturized SoCs is a bottleneck : 15°C excess of temperature => MTBF drops by 30% (radio equipment)









### **Technical choices and architecture**




Context & choice: use COTS multicores, DVFS based methods

#### Running the applications on a COTS quadcore HW

- Suitable for handheld devices
- Suitable for DVFS mechanisms; DVFS and a QoS driven scheduler are efficient
- But all the cores run at the same frequency
- □ The architecture is based on shared resources

How to guarantee then a system determinism while application load is changing and frequency/voltage are being modified?





### **Technical choices and architecture**



#### Context & choice: PikeOS considerations for safety and security on multicore

- Safety considerations
  - Address all applicable safety standards (DO-178B, IEC 61508 EN 50128)
  - □ Guarantee determinism with respect to timing and resource consumption
- Security considerations
  - Support evaluation according to Common Criteria
  - Prohibit any information flow between VMs
  - □ Comply to security design patterns (MILS, SKPP)
- Flexible and Extensible
  - Supports all important CPU Architectures like x86, PowerPC, ARM, MIPS and Sparc today. Easily portable to new platforms
  - Multiple guest operating systems (personalities)
- Very often, compromise with hard real time properties and check the overhead






## Low Power scheduling perspectives for mixed critical systems



Option 1: Integration as extensions of PikeOS scheduler

- A new parameter must be introduced for the VMs and handled by PikeOS scheduler:
  - □ Max power budget to be consumed for a VMs during its time partition
  - It only impacts the background time partition execution duration, and/or low priority VMs
    Part A Part B Part C Part D






## Low Power scheduling perspectives for mixed critical systems



Option 2: Integration at level of user VMs

- Apply DVFS/DPM only on Low Priority VMs
  - Low-priority VMs are allocated to background time partition
- A new parameter must be handled by PikeOS scheduler: CPU frequency
  - This is required to ensure the right power mode is used when High priority VMs are scheduled
    Part A Part B Part C Part D







## Low Power scheduling perspectives for mixed critical systems



Option 3: Integration at the level of PikeOS extensions

- Allocate high performance cores to critical VMs
- Allocate low performance cores to low priority VMs
  - □ The system integrator must provide the number of cores and/or frequencies to be used for each partitions to ensure deterministic behavior of the application





EMBEDDING INNOVATIONS